Skip to content
You are not logged in |Login  
     
Limit search to available items
Record:   Prev Next
Resources
More Information
Bestseller
BestsellerE-book
Author Sengupta, Anirban (Computer scientist), author.

Title Secured Hardware Accelerators for DSP and Image Processing Applications / Anirban Sengupta.

Publication Info. Stevenage The Institution of Engineering and Technology 2020.
©2021

Item Status

Description 1 online resource (xl, 364 pages) : illustrations.
Physical Medium polychrome
Description text file
Series IET materials, circuits and devices series ; 76
Materials, circuits and devices series ; 76.
Bibliography Includes bibliographical references and index.
Contents Introduction : secured and optimized hardware accelerators for DSP and image processing applications / Anirban Sengupta -- Cryptography-driven IP steganography for DSP hardware accelerators / Anirban Sengupta -- Double line of defence to secure JPEG codec hardware for medical imaging systems / Anirban Sengupta -- Integrating multi-key-based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators / Anirban Sengupta -- Multimodal hardware accelerators for image processing filters / Anirban Sengupta -- Fingerprint biometric for securing hardware accelerators / Anirban Sengupta -- Key-triggered hash-chaining-based encoded hardware steganography for securing DSP hardware accelerators / Anirban Sengupta -- Designing a secured N-point DFT hardware accelerator using obfuscation and steganography / Anirban Sengupta and Mahendra Rathor -- Structural transformation-based obfuscation using pseudo-operation mixing for securing data-intensive IP cores / Anirban Sengupta and Mahendra Rathor
Note Written by an acknowledged expert in the field, this book focuses on approaches for designing secure hardware accelerators for digital signal processing and image processing. State-of-the art security and optimization algorithms are presented, and their roles in the design of secured hardware accelerators explored
Summary This book presents state-of-the art security solutions and optimization algorithms employed for designing secured hardware accelerators for DSP, multimedia and image processing applications. Broadly, the theme of this book includes the following: secured and optimized hardware accelerators for DSP and image processing applications; cryptography-driven IP steganography for DSP hardware accelerators; double line of defence to secure JPEG codec hardware for medical imaging systems; integrating multi-key-based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators; multimodal hardware accelerators for image processing filters; fingerprint biometric for securing hardware accelerators; key-triggered hash-chaining-based encoded hardware steganography for securing DSP hardware accelerators; N-point DFT hardware accelerator design using obfuscation and steganography; and structural transformation and obfuscation frameworks for data-intensive IPs.
Local Note eBooks on EBSCOhost EBSCO eBook Subscription Academic Collection - North America
Subject Image processing.
Image processing.
Imaging systems in medicine.
Imaging systems in medicine.
Particle accelerators.
Particle accelerators.
Cryptography.
Public key cryptography.
Cryptography.
Public key cryptography.
image processing.
codecs.
cryptography.
digital signal processing chips.
image processing.
multimedia computing.
steganography.
watermarking.
Indexed Term key-triggered hash-chaining-based encoded hardware steganography
fingerprint biometric
image processing filters
multimodal hardware accelerators
low-level watermarking
multikey-based structural obfuscation
medical imaging systems
JPEG codec hardware
cryptography-driven IP steganography
optimized hardware accelerators
multimedia hardware accelerators
image processing hardware accelerators
DSP
secured hardware accelerator design
Genre/Form Electronic books.
Other Form: Print version: Sengupta, Anirban Secured Hardware Accelerators for DSP and Image Processing Applications Stevenage : Institution of Engineering & Technology,c2021 9781839533068
ISBN 1839533072 electronic book
9781839533075 (electronic book)
9781839533068
1839533064
Standard No. 10.1049/PBCS076E